Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings
by
Vounckx, Johan. editor.
Title
:
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings
Author
:
Vounckx, Johan. editor.
ISBN
:
9783540390978
Physical Description
:
XVI, 677 p. Also available online. online resource.
Series
:
Lecture Notes in Computer Science, 4148
Contents
:
Session 1 – High-Level Design -- Session 2 – Power Estimation / Modeling -- Session 3 – Memory and Register Files -- Session 4 – Low-Power Digital Circuits -- Session 5 – Busses and Interconnects -- Session 6 – Low Power Techniques -- Session 7 – Applications and SoC Design -- Session 8 – Modeling -- Session 9 – Digital Circuits -- Session 10 – Reconfigurable and Programmable Devices -- Poster 1 -- Poster 2 -- Poster 3 -- Keynotes -- Industrial Session.
Abstract
:
Welcome to the proceedings of PATMOS 2006, the 16th in a series of international workshops. PATMOS 2006 was organized by LIRMM with CAS technical - sponsorship and CEDA sponsorship. Over the years, the PATMOS workshop has evolved into an important European event, where researchers from both industry and academia discuss and investigate the emerging challenges in future and contemporary applications, design methodologies, and tools required for the development of upcoming generations of integrated circuits and systems. The technical program of PATMOS 2006 contained state-of-the-art technical contributions, three invited talks, a special session on hearing-aid design, and an embedded tutorial. The technical program focused on timing, performance and power consumption, as well as architectural aspects with particular emphasis on modeling, design, characterization, analysis and optimization in the nanometer era. The Technical Program Committee, with the assistance of additional expert reviewers, selected the 64 papers presented at PATMOS. The papers were organized into 11 technical sessions and 3 poster sessions. As is always the case with the PATMOS workshops, full papers were required, and several reviews were received per manuscript.
Subject Term
:
Computer science.
Memory management (Computer science).
Logic design.
Computer system performance.
Systems engineering.
Processor Architectures.
System Performance and Evaluation.
Arithmetic and Logic Structures.
Memory Structures.
Circuits and Systems.
Added Author
:
Vounckx, Johan.
Azemard, Nadine.
Maurine, Philippe.
Added Corporate Author
:
SpringerLink (Online service)
Electronic Access
:
| Library | Material Type | Item Barcode | Shelf Number | Status |
|---|
| IYTE Library | E-Book | 511630-1001 | QA76.9 .L63 | Online Springer |