Search Results for - Narrowed by: Systems engineering. - Computer science. SirsiDynix Enterprise https://catalog.iyte.edu.tr/client/en_US/default/default/qf$003dSUBJECT$002509Subject$002509Systems$002bengineering.$002509Systems$002bengineering.$0026qf$003dSUBJECT$002509Subject$002509Computer$002bscience.$002509Computer$002bscience.$0026ps$003d300? 2024-06-07T20:41:23Z Languages, Design Methods, and Tools for Electronic System Design Selected Contributions from FDL 2016 ent://SD_ILS/0/SD_ILS:2086887 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Fummi, Franco. editor.<br/><a href="https://doi.org/10.1007/978-3-319-62920-9">https://doi.org/10.1007/978-3-319-62920-9</a><br/>Format:&#160;Electronic Resources<br/> Smart Camera Design Algorithms, Architectures, and Art ent://SD_ILS/0/SD_ILS:2086788 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Wolf, Marilyn. author.<br/><a href="https://doi.org/10.1007/978-3-319-69523-5">https://doi.org/10.1007/978-3-319-69523-5</a><br/>Format:&#160;Electronic Resources<br/> Advanced Techniques for Power, Energy, and Thermal Management for Clustered Manycores ent://SD_ILS/0/SD_ILS:2086900 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Pagani, Santiago. author.<br/><a href="https://doi.org/10.1007/978-3-319-77479-4">https://doi.org/10.1007/978-3-319-77479-4</a><br/>Format:&#160;Electronic Resources<br/> Physically Unclonable Functions From Basic Design Principles to Advanced Hardware Security Applications ent://SD_ILS/0/SD_ILS:2086719 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Halak, Basel. author.<br/><a href="https://doi.org/10.1007/978-3-319-76804-5">https://doi.org/10.1007/978-3-319-76804-5</a><br/>Format:&#160;Electronic Resources<br/> Digital Storage in Consumer Electronics The Essential Guide ent://SD_ILS/0/SD_ILS:2087119 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Coughlin, Thomas M. author.<br/><a href="https://doi.org/10.1007/978-3-319-69907-3">https://doi.org/10.1007/978-3-319-69907-3</a><br/>Format:&#160;Electronic Resources<br/> Embedded Flash Memory for Embedded Systems: Technology, Design for Sub-systems, and Innovations ent://SD_ILS/0/SD_ILS:2087131 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Hidaka, Hideto. editor.<br/><a href="https://doi.org/10.1007/978-3-319-55306-1">https://doi.org/10.1007/978-3-319-55306-1</a><br/>Format:&#160;Electronic Resources<br/> ASIC/SoC Functional Design Verification A Comprehensive Guide to Technologies and Methodologies ent://SD_ILS/0/SD_ILS:2087343 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Mehta, Ashok B. author.<br/><a href="https://doi.org/10.1007/978-3-319-59418-7">https://doi.org/10.1007/978-3-319-59418-7</a><br/>Format:&#160;Electronic Resources<br/> Invasive Computing for Mapping Parallel Programs to Many-Core Architectures ent://SD_ILS/0/SD_ILS:2086569 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Weichslgartner, Andreas. author.<br/><a href="https://doi.org/10.1007/978-981-10-7356-4">https://doi.org/10.1007/978-981-10-7356-4</a><br/>Format:&#160;Electronic Resources<br/> Design Techniques for Mash Continuous-Time Delta-Sigma Modulators ent://SD_ILS/0/SD_ILS:2086849 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Liu, Qiyuan. author.<br/><a href="https://doi.org/10.1007/978-3-319-77225-7">https://doi.org/10.1007/978-3-319-77225-7</a><br/>Format:&#160;Electronic Resources<br/> Reliable and Energy Efficient Streaming Multiprocessor Systems ent://SD_ILS/0/SD_ILS:2087436 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Das, Anup Kumar. author.<br/><a href="https://doi.org/10.1007/978-3-319-69374-3">https://doi.org/10.1007/978-3-319-69374-3</a><br/>Format:&#160;Electronic Resources<br/> Simulation and Optimization of Digital Circuits Considering and Mitigating Destabilizing Factors ent://SD_ILS/0/SD_ILS:2086620 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Melikyan, Vazgen. author.<br/><a href="https://doi.org/10.1007/978-3-319-71637-4">https://doi.org/10.1007/978-3-319-71637-4</a><br/>Format:&#160;Electronic Resources<br/> Symbolic Parallelization of Nested Loop Programs ent://SD_ILS/0/SD_ILS:2087940 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Tanase, Alexandru-Petru. author.<br/><a href="https://doi.org/10.1007/978-3-319-73909-0">https://doi.org/10.1007/978-3-319-73909-0</a><br/>Format:&#160;Electronic Resources<br/> Energy Efficient Embedded Video Processing Systems A Hardware-Software Collaborative Approach ent://SD_ILS/0/SD_ILS:2088233 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Khan, Muhammad Usman Karim. author.<br/><a href="https://doi.org/10.1007/978-3-319-61455-7">https://doi.org/10.1007/978-3-319-61455-7</a><br/>Format:&#160;Electronic Resources<br/> Advanced Logic Synthesis ent://SD_ILS/0/SD_ILS:2088006 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Reis, Andr&eacute; In&aacute;cio. editor.<br/><a href="https://doi.org/10.1007/978-3-319-67295-3">https://doi.org/10.1007/978-3-319-67295-3</a><br/>Format:&#160;Electronic Resources<br/> Fog Computing in the Internet of Things Intelligence at the Edge ent://SD_ILS/0/SD_ILS:2087326 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Rahmani, Amir M. editor.<br/><a href="https://doi.org/10.1007/978-3-319-57639-8">https://doi.org/10.1007/978-3-319-57639-8</a><br/>Format:&#160;Electronic Resources<br/> Trusted Digital Circuits Hardware Trojan Vulnerabilities, Prevention and Detection ent://SD_ILS/0/SD_ILS:2086709 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Salmani, Hassan. author.<br/><a href="https://doi.org/10.1007/978-3-319-79081-7">https://doi.org/10.1007/978-3-319-79081-7</a><br/>Format:&#160;Electronic Resources<br/> Contactless VLSI Measurement and Testing Techniques ent://SD_ILS/0/SD_ILS:2087109 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Sayil, Selahattin. author.<br/><a href="https://doi.org/10.1007/978-3-319-69673-7">https://doi.org/10.1007/978-3-319-69673-7</a><br/>Format:&#160;Electronic Resources<br/> Brain-Machine Interface Closed-loop Bidirectional System Design ent://SD_ILS/0/SD_ILS:2087200 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Liu, Xilin. author.<br/><a href="https://doi.org/10.1007/978-3-319-67940-2">https://doi.org/10.1007/978-3-319-67940-2</a><br/>Format:&#160;Electronic Resources<br/> Formal System Verification State-of the-Art and Future Trends ent://SD_ILS/0/SD_ILS:2088042 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Drechsler, Rolf. editor.<br/><a href="https://doi.org/10.1007/978-3-319-57685-5">https://doi.org/10.1007/978-3-319-57685-5</a><br/>Format:&#160;Electronic Resources<br/> CMOS Circuits for Biological Sensing and Processing ent://SD_ILS/0/SD_ILS:2087769 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Mitra, Srinjoy. editor.<br/><a href="https://doi.org/10.1007/978-3-319-67723-1">https://doi.org/10.1007/978-3-319-67723-1</a><br/>Format:&#160;Electronic Resources<br/> Machine Learning for Model Order Reduction ent://SD_ILS/0/SD_ILS:2087824 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Mohamed, Khaled Salah. author.<br/><a href="https://doi.org/10.1007/978-3-319-75714-8">https://doi.org/10.1007/978-3-319-75714-8</a><br/>Format:&#160;Electronic Resources<br/> Automated Validation &amp; Verification of UML/OCL Models Using Satisfiability Solvers ent://SD_ILS/0/SD_ILS:2087238 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Przigoda, Nils. author.<br/><a href="https://doi.org/10.1007/978-3-319-72814-8">https://doi.org/10.1007/978-3-319-72814-8</a><br/>Format:&#160;Electronic Resources<br/> Phase Change Memory Device Physics, Reliability and Applications ent://SD_ILS/0/SD_ILS:2083943 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Redaelli, Andrea. editor.<br/><a href="https://doi.org/10.1007/978-3-319-69053-7">https://doi.org/10.1007/978-3-319-69053-7</a><br/>Format:&#160;Electronic Resources<br/> Energy-Efficient Smart Temperature Sensors in CMOS Technology ent://SD_ILS/0/SD_ILS:2087887 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Souri, Kamran. author.<br/><a href="https://doi.org/10.1007/978-3-319-62307-8">https://doi.org/10.1007/978-3-319-62307-8</a><br/>Format:&#160;Electronic Resources<br/> Low-Power Design and Power-Aware Verification ent://SD_ILS/0/SD_ILS:2087888 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Khondkar, Progyna. author.<br/><a href="https://doi.org/10.1007/978-3-319-66619-8">https://doi.org/10.1007/978-3-319-66619-8</a><br/>Format:&#160;Electronic Resources<br/> Energy Efficient High Performance Processors Recent Approaches for Designing Green High Performance Computing ent://SD_ILS/0/SD_ILS:2087610 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Haj-Yahya, Jawad. author.<br/><a href="https://doi.org/10.1007/978-981-10-8554-3">https://doi.org/10.1007/978-981-10-8554-3</a><br/>Format:&#160;Electronic Resources<br/> 5G and E-Band Communication Circuits in Deep-Scaled CMOS ent://SD_ILS/0/SD_ILS:2088370 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Vigilante, Marco. author.<br/><a href="https://doi.org/10.1007/978-3-319-72646-5">https://doi.org/10.1007/978-3-319-72646-5</a><br/>Format:&#160;Electronic Resources<br/> Design of FPGA-Based Computing Systems with OpenCL ent://SD_ILS/0/SD_ILS:2087804 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Waidyasooriya, Hasitha Muthumala. author.<br/><a href="https://doi.org/10.1007/978-3-319-68161-0">https://doi.org/10.1007/978-3-319-68161-0</a><br/>Format:&#160;Electronic Resources<br/> Internet-of-Things (IoT) Systems Architectures, Algorithms, Methodologies ent://SD_ILS/0/SD_ILS:2088187 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Serpanos, Dimitrios. author.<br/><a href="https://doi.org/10.1007/978-3-319-69715-4">https://doi.org/10.1007/978-3-319-69715-4</a><br/>Format:&#160;Electronic Resources<br/> Dependable Multicore Architectures at Nanoscale ent://SD_ILS/0/SD_ILS:2087995 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Ottavi, Marco. editor.<br/><a href="https://doi.org/10.1007/978-3-319-54422-9">https://doi.org/10.1007/978-3-319-54422-9</a><br/>Format:&#160;Electronic Resources<br/> Fundamentals of Electromigration-Aware Integrated Circuit Design ent://SD_ILS/0/SD_ILS:2087817 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Lienig, Jens. author.<br/><a href="https://doi.org/10.1007/978-3-319-73558-0">https://doi.org/10.1007/978-3-319-73558-0</a><br/>Format:&#160;Electronic Resources<br/> Self-powered SoC Platform for Analysis and Prediction of Cardiac Arrhythmias ent://SD_ILS/0/SD_ILS:2086436 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Saleh, Hani. author.<br/><a href="https://doi.org/10.1007/978-3-319-63973-4">https://doi.org/10.1007/978-3-319-63973-4</a><br/>Format:&#160;Electronic Resources<br/> Timing Performance of Nanometer Digital Circuits Under Process Variations ent://SD_ILS/0/SD_ILS:2086718 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Champac, Victor. author.<br/><a href="https://doi.org/10.1007/978-3-319-75465-9">https://doi.org/10.1007/978-3-319-75465-9</a><br/>Format:&#160;Electronic Resources<br/> Computer Systems Digital Design, Fundamentals of Computer Architecture and Assembly Language ent://SD_ILS/0/SD_ILS:2087209 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Elahi, Ata. author.<br/><a href="https://doi.org/10.1007/978-3-319-66775-1">https://doi.org/10.1007/978-3-319-66775-1</a><br/>Format:&#160;Electronic Resources<br/> Embedded System Design Embedded Systems Foundations of Cyber-Physical Systems, and the Internet of Things ent://SD_ILS/0/SD_ILS:2087985 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Marwedel, Peter. author.<br/><a href="https://doi.org/10.1007/978-3-319-56045-8">https://doi.org/10.1007/978-3-319-56045-8</a><br/>Format:&#160;Electronic Resources<br/> Hybrid ADCs, Smart Sensors for the IoT, and Sub-1V &amp; Advanced Node Analog Circuit Design Advances in Analog Circuit Design 2017 ent://SD_ILS/0/SD_ILS:2088315 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Harpe, Pieter. editor.<br/><a href="https://doi.org/10.1007/978-3-319-61285-0">https://doi.org/10.1007/978-3-319-61285-0</a><br/>Format:&#160;Electronic Resources<br/> 3D Stacked Chips From Emerging Processes to Heterogeneous Systems ent://SD_ILS/0/SD_ILS:2087472 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Elfadel, Ibrahim (Abe) M. editor.<br/><a href="https://doi.org/10.1007/978-3-319-20481-9">https://doi.org/10.1007/978-3-319-20481-9</a><br/>Format:&#160;Electronic Resources<br/> FPGAs and Parallel Architectures for Aerospace Applications Soft Errors and Fault-Tolerant Design ent://SD_ILS/0/SD_ILS:2087345 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Kastensmidt, Fernanda. editor.<br/><a href="https://doi.org/10.1007/978-3-319-14352-1">https://doi.org/10.1007/978-3-319-14352-1</a><br/>Format:&#160;Electronic Resources<br/> Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing From Algorithm to Architecture ent://SD_ILS/0/SD_ILS:2087461 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Zhang, Chenxin. author.<br/><a href="https://doi.org/10.1007/978-3-319-24004-6">https://doi.org/10.1007/978-3-319-24004-6</a><br/>Format:&#160;Electronic Resources<br/> Soft Error Mechanisms, Modeling and Mitigation ent://SD_ILS/0/SD_ILS:2086802 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Sayil, Selahattin. author.<br/><a href="https://doi.org/10.1007/978-3-319-30607-0">https://doi.org/10.1007/978-3-319-30607-0</a><br/>Format:&#160;Electronic Resources<br/> Smart Systems Integration and Simulation ent://SD_ILS/0/SD_ILS:2086541 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Bombieri, Nicola. editor.<br/><a href="https://doi.org/10.1007/978-3-319-27392-1">https://doi.org/10.1007/978-3-319-27392-1</a><br/>Format:&#160;Electronic Resources<br/> Reversible and Quantum Circuits Optimization and Complexity Analysis ent://SD_ILS/0/SD_ILS:2088245 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Abdessaied, Nabila. author.<br/><a href="https://doi.org/10.1007/978-3-319-31937-7">https://doi.org/10.1007/978-3-319-31937-7</a><br/>Format:&#160;Electronic Resources<br/> Memory Controllers for Mixed-Time-Criticality Systems Architectures, Methodologies and Trade-offs ent://SD_ILS/0/SD_ILS:2088389 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Goossens, Sven. author.<br/><a href="https://doi.org/10.1007/978-3-319-32094-6">https://doi.org/10.1007/978-3-319-32094-6</a><br/>Format:&#160;Electronic Resources<br/> SystemVerilog Assertions and Functional Coverage Guide to Language, Methodology and Applications ent://SD_ILS/0/SD_ILS:2087235 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Mehta, Ashok B. author.<br/><a href="https://doi.org/10.1007/978-3-319-30539-4">https://doi.org/10.1007/978-3-319-30539-4</a><br/>Format:&#160;Electronic Resources<br/> IP Cores Design from Specifications to Production Modeling, Verification, Optimization, and Protection ent://SD_ILS/0/SD_ILS:2086831 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Mohamed, Khaled Salah. author.<br/><a href="https://doi.org/10.1007/978-3-319-22035-2">https://doi.org/10.1007/978-3-319-22035-2</a><br/>Format:&#160;Electronic Resources<br/> Linear and Integer Programming Made Easy ent://SD_ILS/0/SD_ILS:2086832 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Hu, T. C. author.<br/><a href="https://doi.org/10.1007/978-3-319-24001-5">https://doi.org/10.1007/978-3-319-24001-5</a><br/>Format:&#160;Electronic Resources<br/> Languages, Design Methods, and Tools for Electronic System Design Selected Contributions from FDL 2015 ent://SD_ILS/0/SD_ILS:2086596 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Drechsler, Rolf. editor.<br/><a href="https://doi.org/10.1007/978-3-319-31723-6">https://doi.org/10.1007/978-3-319-31723-6</a><br/>Format:&#160;Electronic Resources<br/> Techniques for Building Timing-Predictable Embedded Systems ent://SD_ILS/0/SD_ILS:2086704 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Guan, Nan. author.<br/><a href="https://doi.org/10.1007/978-3-319-27198-9">https://doi.org/10.1007/978-3-319-27198-9</a><br/>Format:&#160;Electronic Resources<br/> Engineering Applications of FPGAs Chaotic Systems, Artificial Neural Networks, Random Number Generators, and Secure Communication Systems ent://SD_ILS/0/SD_ILS:2087744 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Tlelo-Cuautle, Esteban. author.<br/><a href="https://doi.org/10.1007/978-3-319-34115-6">https://doi.org/10.1007/978-3-319-34115-6</a><br/>Format:&#160;Electronic Resources<br/> Distributed Embedded Controller Development with Petri Nets Application to Globally-Asynchronous Locally-Synchronous Systems ent://SD_ILS/0/SD_ILS:2088226 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Moutinho, Filipe de Carvalho. author.<br/><a href="https://doi.org/10.1007/978-3-319-20822-0">https://doi.org/10.1007/978-3-319-20822-0</a><br/>Format:&#160;Electronic Resources<br/> Design for Manufacturability with Advanced Lithography ent://SD_ILS/0/SD_ILS:2087646 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Yu, Bei. author.<br/><a href="https://doi.org/10.1007/978-3-319-20385-0">https://doi.org/10.1007/978-3-319-20385-0</a><br/>Format:&#160;Electronic Resources<br/> FPGAs for Software Programmers ent://SD_ILS/0/SD_ILS:2087613 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Koch, Dirk. editor.<br/><a href="https://doi.org/10.1007/978-3-319-26408-0">https://doi.org/10.1007/978-3-319-26408-0</a><br/>Format:&#160;Electronic Resources<br/> Reliable Software for Unreliable Hardware A Cross Layer Perspective ent://SD_ILS/0/SD_ILS:2087114 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Rehman, Semeen. author.<br/><a href="https://doi.org/10.1007/978-3-319-25772-3">https://doi.org/10.1007/978-3-319-25772-3</a><br/>Format:&#160;Electronic Resources<br/> Near Threshold Computing Technology, Methods and Applications ent://SD_ILS/0/SD_ILS:2087523 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;H&uuml;bner, Michael. editor.<br/><a href="https://doi.org/10.1007/978-3-319-23389-5">https://doi.org/10.1007/978-3-319-23389-5</a><br/>Format:&#160;Electronic Resources<br/> The Boundary-Scan Handbook ent://SD_ILS/0/SD_ILS:2088352 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Parker, Kenneth P. author.<br/><a href="https://doi.org/10.1007/978-3-319-01174-5">https://doi.org/10.1007/978-3-319-01174-5</a><br/>Format:&#160;Electronic Resources<br/> Invasive Tightly Coupled Processor Arrays ent://SD_ILS/0/SD_ILS:2088276 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;LARI, VAHID. author.<br/><a href="https://doi.org/10.1007/978-981-10-1058-3">https://doi.org/10.1007/978-981-10-1058-3</a><br/>Format:&#160;Electronic Resources<br/> Generating Hardware Assertion Checkers For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring ent://SD_ILS/0/SD_ILS:502310 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Boul&eacute;, Marc. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-8586-4">http://dx.doi.org/10.1007/978-1-4020-8586-4</a><br/>Format:&#160;Electronic Resources<br/> The NeuroProcessor An Integrated Interface to Biological Neural Networks ent://SD_ILS/0/SD_ILS:502339 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Perelman, Yevgeny. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-8726-4">http://dx.doi.org/10.1007/978-1-4020-8726-4</a><br/>Format:&#160;Electronic Resources<br/> High-Level Modeling and Synthesis of Analog Integrated Systems ent://SD_ILS/0/SD_ILS:502151 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Martens, Ewout S. J. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-6802-7">http://dx.doi.org/10.1007/978-1-4020-6802-7</a><br/>Format:&#160;Electronic Resources<br/> High-Level Synthesis From Algorithm to Digital Circuit ent://SD_ILS/0/SD_ILS:502311 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Coussy, Philippe. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-8588-8">http://dx.doi.org/10.1007/978-1-4020-8588-8</a><br/>Format:&#160;Electronic Resources<br/> Practical Aspects of Embedded System Design using Microcontrollers ent://SD_ILS/0/SD_ILS:502257 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Parab, Jivan S. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-8393-8">http://dx.doi.org/10.1007/978-1-4020-8393-8</a><br/>Format:&#160;Electronic Resources<br/> Structured Analog CMOS Design ent://SD_ILS/0/SD_ILS:502306 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Stefanović, Danica. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-8573-4">http://dx.doi.org/10.1007/978-1-4020-8573-4</a><br/>Format:&#160;Electronic Resources<br/> Circuit and Interconnect Design for RF and High Bit-Rate Applications ent://SD_ILS/0/SD_ILS:502172 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Veenstra, Hugo. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-6884-3">http://dx.doi.org/10.1007/978-1-4020-6884-3</a><br/>Format:&#160;Electronic Resources<br/> Digital VLSI Design with Verilog A Textbook from Silicon Valley Technical Institute ent://SD_ILS/0/SD_ILS:502269 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Williams, John. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-8446-1">http://dx.doi.org/10.1007/978-1-4020-8446-1</a><br/>Format:&#160;Electronic Resources<br/> Ingredients for Successful System Level Design Methodology ent://SD_ILS/0/SD_ILS:502277 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Patel, Hiren D. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-8472-0">http://dx.doi.org/10.1007/978-1-4020-8472-0</a><br/>Format:&#160;Electronic Resources<br/> Robustness and Usability in Modern Design Flows ent://SD_ILS/0/SD_ILS:502091 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Fey, G&ouml;rschwin. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-6536-1">http://dx.doi.org/10.1007/978-1-4020-6536-1</a><br/>Format:&#160;Electronic Resources<br/> Hardware Verification with SystemVerilog An Object-Oriented Framework ent://SD_ILS/0/SD_ILS:505975 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Mintz, Mike. author.<br/><a href="http://dx.doi.org/10.1007/978-0-387-71740-1">http://dx.doi.org/10.1007/978-0-387-71740-1</a><br/>Format:&#160;Electronic Resources<br/> Processor Design System-on-Chip Computing for ASICs and FPGAs ent://SD_ILS/0/SD_ILS:507310 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Nurmi, Jari. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5530-0">http://dx.doi.org/10.1007/978-1-4020-5530-0</a><br/>Format:&#160;Electronic Resources<br/> Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogeneous Platforms ent://SD_ILS/0/SD_ILS:507623 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Ma, Zhe. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-6344-2">http://dx.doi.org/10.1007/978-1-4020-6344-2</a><br/>Format:&#160;Electronic Resources<br/> Introduction to Reconfigurable Computing Architectures, Algorithms, and Applications ent://SD_ILS/0/SD_ILS:507533 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Bobda, Christophe. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-6100-4">http://dx.doi.org/10.1007/978-1-4020-6100-4</a><br/>Format:&#160;Electronic Resources<br/> Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedings ent://SD_ILS/0/SD_ILS:512787 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Az&eacute;mard, Nadine. editor.<br/><a href="http://dx.doi.org/10.1007/978-3-540-74442-9">http://dx.doi.org/10.1007/978-3-540-74442-9</a><br/>Format:&#160;Electronic Resources<br/> Optimized ASIP Synthesis from Architecture Description Language Models ent://SD_ILS/0/SD_ILS:507377 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Schliebusch, Oliver. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5686-4">http://dx.doi.org/10.1007/978-1-4020-5686-4</a><br/>Format:&#160;Electronic Resources<br/> Design for Manufacturability and Yield for Nano-Scale CMOS ent://SD_ILS/0/SD_ILS:507174 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Chiang, Charles C. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5188-3">http://dx.doi.org/10.1007/978-1-4020-5188-3</a><br/>Format:&#160;Electronic Resources<br/> Advanced Memory Optimization Techniques for Low-Power Embedded Processors ent://SD_ILS/0/SD_ILS:507452 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Verma, Manish. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5897-4">http://dx.doi.org/10.1007/978-1-4020-5897-4</a><br/>Format:&#160;Electronic Resources<br/> Real-Time Object Uniform Design Methodology with UML ent://SD_ILS/0/SD_ILS:507482 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Duc, Bui Minh. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5977-3">http://dx.doi.org/10.1007/978-1-4020-5977-3</a><br/>Format:&#160;Electronic Resources<br/> Vlsi-Soc: From Systems To Silicon Proceedings of IFIP TC 10, WG 10.5, Thirteenth International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC 2005), October 17-19, 2005, Perth, Australia ent://SD_ILS/0/SD_ILS:506021 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Reis, Ricardo. editor.<br/><a href="http://dx.doi.org/10.1007/978-0-387-73661-7">http://dx.doi.org/10.1007/978-0-387-73661-7</a><br/>Format:&#160;Electronic Resources<br/> Cognitive Radio, Software Defined Radio, and Adaptive Wireless Systems ent://SD_ILS/0/SD_ILS:507313 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Arslan, H&uuml;seyin. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5542-3">http://dx.doi.org/10.1007/978-1-4020-5542-3</a><br/>Format:&#160;Electronic Resources<br/> Co-design for System Acceleration A Quantitative Approach ent://SD_ILS/0/SD_ILS:507316 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Nedjah, Nadia. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5546-1">http://dx.doi.org/10.1007/978-1-4020-5546-1</a><br/>Format:&#160;Electronic Resources<br/> Digital VLSI Systems Design A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog ent://SD_ILS/0/SD_ILS:507423 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Ramachandran, S. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5829-5">http://dx.doi.org/10.1007/978-1-4020-5829-5</a><br/>Format:&#160;Electronic Resources<br/> Exploring C for Microcontrollers A Hands on Approach ent://SD_ILS/0/SD_ILS:507521 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Parab, Jivan S. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-6067-0">http://dx.doi.org/10.1007/978-1-4020-6067-0</a><br/>Format:&#160;Electronic Resources<br/> Advances in Design and Specification Languages for Embedded Systems Selected Contributions from FDL'06 ent://SD_ILS/0/SD_ILS:507552 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Huss, Sorin A. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-6149-3">http://dx.doi.org/10.1007/978-1-4020-6149-3</a><br/>Format:&#160;Electronic Resources<br/> Real-Time Applications with Stochastic Task Execution Times Analysis and Optimisation ent://SD_ILS/0/SD_ILS:507302 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Manolache, Sorin. author.<br/><a href="http://dx.doi.org/10.1007/1-4020-5509-9">http://dx.doi.org/10.1007/1-4020-5509-9</a><br/>Format:&#160;Electronic Resources<br/> Designing Embedded Processors A Low Power Perspective ent://SD_ILS/0/SD_ILS:507441 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Henkel, J&ouml;rg. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5869-1">http://dx.doi.org/10.1007/978-1-4020-5869-1</a><br/>Format:&#160;Electronic Resources<br/> Next Generation Design and Verification Methodologies for Distributed Embedded Control Systems Proceedings of the GM R&amp;D Workshop, Bangalore, India, January 2007 ent://SD_ILS/0/SD_ILS:507588 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Ramesh, S. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-6254-4">http://dx.doi.org/10.1007/978-1-4020-6254-4</a><br/>Format:&#160;Electronic Resources<br/> Computational Intelligence for Engineering and Manufacturing ent://SD_ILS/0/SD_ILS:505476 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Andina, Diego. editor.<br/><a href="http://dx.doi.org/10.1007/0-387-37452-3">http://dx.doi.org/10.1007/0-387-37452-3</a><br/>Format:&#160;Electronic Resources<br/> SAT-Based Scalable Formal Verification Solutions ent://SD_ILS/0/SD_ILS:505866 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Ganai, Malay K. author.<br/><a href="http://dx.doi.org/10.1007/978-0-387-69167-1">http://dx.doi.org/10.1007/978-0-387-69167-1</a><br/>Format:&#160;Electronic Resources<br/> Embedded System Design ent://SD_ILS/0/SD_ILS:504967 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Marwedel, Peter. author.<br/><a href="http://dx.doi.org/10.1007/0-387-30087-2">http://dx.doi.org/10.1007/0-387-30087-2</a><br/>Format:&#160;Electronic Resources<br/> Computation Engineering Applied Automata Theory and Logic ent://SD_ILS/0/SD_ILS:505127 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Gopalakrishnan, Ganesh. author.<br/><a href="http://dx.doi.org/10.1007/0-387-32520-4">http://dx.doi.org/10.1007/0-387-32520-4</a><br/>Format:&#160;Electronic Resources<br/> FPGA Implementations of Neural Networks ent://SD_ILS/0/SD_ILS:504787 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Omondi, Amos R. editor.<br/><a href="http://dx.doi.org/10.1007/0-387-28487-7">http://dx.doi.org/10.1007/0-387-28487-7</a><br/>Format:&#160;Electronic Resources<br/> AmIware Hardware Technology Drivers of Ambient Intelligence ent://SD_ILS/0/SD_ILS:506781 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Mukherjee, Satyen. editor.<br/><a href="http://dx.doi.org/10.1007/1-4020-4198-5">http://dx.doi.org/10.1007/1-4020-4198-5</a><br/>Format:&#160;Electronic Resources<br/> Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings ent://SD_ILS/0/SD_ILS:511630 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Vounckx, Johan. editor.<br/><a href="http://dx.doi.org/10.1007/11847083">http://dx.doi.org/10.1007/11847083</a><br/>Format:&#160;Electronic Resources<br/> A Roadmap for Formal Property Verification ent://SD_ILS/0/SD_ILS:507005 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;DasGupta, Pallab. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-4758-9">http://dx.doi.org/10.1007/978-1-4020-4758-9</a><br/>Format:&#160;Electronic Resources<br/> VLSI-SOC: From Systems to Chips IFIP TC 10/ WG 10.5 Twelfth International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC 2003), December 1&ndash;3, 2003, Darmstadt, Germany ent://SD_ILS/0/SD_ILS:505206 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Glesner, Manfred. editor.<br/><a href="http://dx.doi.org/10.1007/0-387-33403-3">http://dx.doi.org/10.1007/0-387-33403-3</a><br/>Format:&#160;Electronic Resources<br/> Platform Based Design at the Electronic System Level Industry Perspectives and Experiences ent://SD_ILS/0/SD_ILS:507153 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Burton, Mark. author.<br/><a href="http://dx.doi.org/10.1007/1-4020-5138-7">http://dx.doi.org/10.1007/1-4020-5138-7</a><br/>Format:&#160;Electronic Resources<br/> Fast, Efficient and Predictable Memory Accesses Optimization Algorithms for Memory Architecture Aware Compilation ent://SD_ILS/0/SD_ILS:507027 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Wehmeyer, Lars. author.<br/><a href="http://dx.doi.org/10.1007/1-4020-4822-X">http://dx.doi.org/10.1007/1-4020-4822-X</a><br/>Format:&#160;Electronic Resources<br/> Linear Systems ent://SD_ILS/0/SD_ILS:506093 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Antsaklis, Panos J. author.<br/><a href="http://dx.doi.org/10.1007/0-8176-4435-0">http://dx.doi.org/10.1007/0-8176-4435-0</a><br/>Format:&#160;Electronic Resources<br/> Hardware Verification with C++ A Practitioner&rsquo;s Handbook ent://SD_ILS/0/SD_ILS:505412 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Mintz, Mike. author.<br/><a href="http://dx.doi.org/10.1007/978-0-387-36254-0">http://dx.doi.org/10.1007/978-0-387-36254-0</a><br/>Format:&#160;Electronic Resources<br/> Functional Verification of Programmable Embedded Architectures A Top-Down Approach ent://SD_ILS/0/SD_ILS:504534 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Mishra, Prabhat. author.<br/><a href="http://dx.doi.org/10.1007/b137514">http://dx.doi.org/10.1007/b137514</a><br/>Format:&#160;Electronic Resources<br/> System-level Test and Validation of Hardware/Software Systems ent://SD_ILS/0/SD_ILS:508400 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Sonza Reorda, Matteo. editor.<br/><a href="http://dx.doi.org/10.1007/1-84628-145-8">http://dx.doi.org/10.1007/1-84628-145-8</a><br/>Format:&#160;Electronic Resources<br/> System Level Design of Reconfigurable Systems-on-Chip ent://SD_ILS/0/SD_ILS:504483 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Voros, Nikolaos S. editor.<br/><a href="http://dx.doi.org/10.1007/b136832">http://dx.doi.org/10.1007/b136832</a><br/>Format:&#160;Electronic Resources<br/> Reconfigurable Computing Accelerating Computation with Field-Programmable Gate Arrays ent://SD_ILS/0/SD_ILS:504484 2024-06-07T20:41:23Z 2024-06-07T20:41:23Z by&#160;Gokhale, Maya. author.<br/><a href="http://dx.doi.org/10.1007/b136834">http://dx.doi.org/10.1007/b136834</a><br/>Format:&#160;Electronic Resources<br/>