Search Results for - Narrowed by: Systems engineering. - Computer science.SirsiDynix Enterprisehttps://catalog.iyte.edu.tr/client/en_US/default/default/qf$003dSUBJECT$002509Subject$002509Systems$002bengineering.$002509Systems$002bengineering.$0026qf$003dSUBJECT$002509Subject$002509Computer$002bscience.$002509Computer$002bscience.$0026ps$003d300?2024-06-07T20:41:23ZLanguages, Design Methods, and Tools for Electronic System Design Selected Contributions from FDL 2016ent://SD_ILS/0/SD_ILS:20868872024-06-07T20:41:23Z2024-06-07T20:41:23Zby Fummi, Franco. editor.<br/><a href="https://doi.org/10.1007/978-3-319-62920-9">https://doi.org/10.1007/978-3-319-62920-9</a><br/>Format: Electronic Resources<br/>Smart Camera Design Algorithms, Architectures, and Artent://SD_ILS/0/SD_ILS:20867882024-06-07T20:41:23Z2024-06-07T20:41:23Zby Wolf, Marilyn. author.<br/><a href="https://doi.org/10.1007/978-3-319-69523-5">https://doi.org/10.1007/978-3-319-69523-5</a><br/>Format: Electronic Resources<br/>Advanced Techniques for Power, Energy, and Thermal Management for Clustered Manycoresent://SD_ILS/0/SD_ILS:20869002024-06-07T20:41:23Z2024-06-07T20:41:23Zby Pagani, Santiago. author.<br/><a href="https://doi.org/10.1007/978-3-319-77479-4">https://doi.org/10.1007/978-3-319-77479-4</a><br/>Format: Electronic Resources<br/>Physically Unclonable Functions From Basic Design Principles to Advanced Hardware Security Applicationsent://SD_ILS/0/SD_ILS:20867192024-06-07T20:41:23Z2024-06-07T20:41:23Zby Halak, Basel. author.<br/><a href="https://doi.org/10.1007/978-3-319-76804-5">https://doi.org/10.1007/978-3-319-76804-5</a><br/>Format: Electronic Resources<br/>Digital Storage in Consumer Electronics The Essential Guideent://SD_ILS/0/SD_ILS:20871192024-06-07T20:41:23Z2024-06-07T20:41:23Zby Coughlin, Thomas M. author.<br/><a href="https://doi.org/10.1007/978-3-319-69907-3">https://doi.org/10.1007/978-3-319-69907-3</a><br/>Format: Electronic Resources<br/>Embedded Flash Memory for Embedded Systems: Technology, Design for Sub-systems, and Innovationsent://SD_ILS/0/SD_ILS:20871312024-06-07T20:41:23Z2024-06-07T20:41:23Zby Hidaka, Hideto. editor.<br/><a href="https://doi.org/10.1007/978-3-319-55306-1">https://doi.org/10.1007/978-3-319-55306-1</a><br/>Format: Electronic Resources<br/>ASIC/SoC Functional Design Verification A Comprehensive Guide to Technologies and Methodologiesent://SD_ILS/0/SD_ILS:20873432024-06-07T20:41:23Z2024-06-07T20:41:23Zby Mehta, Ashok B. author.<br/><a href="https://doi.org/10.1007/978-3-319-59418-7">https://doi.org/10.1007/978-3-319-59418-7</a><br/>Format: Electronic Resources<br/>Invasive Computing for Mapping Parallel Programs to Many-Core Architecturesent://SD_ILS/0/SD_ILS:20865692024-06-07T20:41:23Z2024-06-07T20:41:23Zby Weichslgartner, Andreas. author.<br/><a href="https://doi.org/10.1007/978-981-10-7356-4">https://doi.org/10.1007/978-981-10-7356-4</a><br/>Format: Electronic Resources<br/>Design Techniques for Mash Continuous-Time Delta-Sigma Modulatorsent://SD_ILS/0/SD_ILS:20868492024-06-07T20:41:23Z2024-06-07T20:41:23Zby Liu, Qiyuan. author.<br/><a href="https://doi.org/10.1007/978-3-319-77225-7">https://doi.org/10.1007/978-3-319-77225-7</a><br/>Format: Electronic Resources<br/>Reliable and Energy Efficient Streaming Multiprocessor Systemsent://SD_ILS/0/SD_ILS:20874362024-06-07T20:41:23Z2024-06-07T20:41:23Zby Das, Anup Kumar. author.<br/><a href="https://doi.org/10.1007/978-3-319-69374-3">https://doi.org/10.1007/978-3-319-69374-3</a><br/>Format: Electronic Resources<br/>Simulation and Optimization of Digital Circuits Considering and Mitigating Destabilizing Factorsent://SD_ILS/0/SD_ILS:20866202024-06-07T20:41:23Z2024-06-07T20:41:23Zby Melikyan, Vazgen. author.<br/><a href="https://doi.org/10.1007/978-3-319-71637-4">https://doi.org/10.1007/978-3-319-71637-4</a><br/>Format: Electronic Resources<br/>Symbolic Parallelization of Nested Loop Programsent://SD_ILS/0/SD_ILS:20879402024-06-07T20:41:23Z2024-06-07T20:41:23Zby Tanase, Alexandru-Petru. author.<br/><a href="https://doi.org/10.1007/978-3-319-73909-0">https://doi.org/10.1007/978-3-319-73909-0</a><br/>Format: Electronic Resources<br/>Energy Efficient Embedded Video Processing Systems A Hardware-Software Collaborative Approachent://SD_ILS/0/SD_ILS:20882332024-06-07T20:41:23Z2024-06-07T20:41:23Zby Khan, Muhammad Usman Karim. author.<br/><a href="https://doi.org/10.1007/978-3-319-61455-7">https://doi.org/10.1007/978-3-319-61455-7</a><br/>Format: Electronic Resources<br/>Advanced Logic Synthesisent://SD_ILS/0/SD_ILS:20880062024-06-07T20:41:23Z2024-06-07T20:41:23Zby Reis, André Inácio. editor.<br/><a href="https://doi.org/10.1007/978-3-319-67295-3">https://doi.org/10.1007/978-3-319-67295-3</a><br/>Format: Electronic Resources<br/>Fog Computing in the Internet of Things Intelligence at the Edgeent://SD_ILS/0/SD_ILS:20873262024-06-07T20:41:23Z2024-06-07T20:41:23Zby Rahmani, Amir M. editor.<br/><a href="https://doi.org/10.1007/978-3-319-57639-8">https://doi.org/10.1007/978-3-319-57639-8</a><br/>Format: Electronic Resources<br/>Trusted Digital Circuits Hardware Trojan Vulnerabilities, Prevention and Detectionent://SD_ILS/0/SD_ILS:20867092024-06-07T20:41:23Z2024-06-07T20:41:23Zby Salmani, Hassan. author.<br/><a href="https://doi.org/10.1007/978-3-319-79081-7">https://doi.org/10.1007/978-3-319-79081-7</a><br/>Format: Electronic Resources<br/>Contactless VLSI Measurement and Testing Techniquesent://SD_ILS/0/SD_ILS:20871092024-06-07T20:41:23Z2024-06-07T20:41:23Zby Sayil, Selahattin. author.<br/><a href="https://doi.org/10.1007/978-3-319-69673-7">https://doi.org/10.1007/978-3-319-69673-7</a><br/>Format: Electronic Resources<br/>Brain-Machine Interface Closed-loop Bidirectional System Designent://SD_ILS/0/SD_ILS:20872002024-06-07T20:41:23Z2024-06-07T20:41:23Zby Liu, Xilin. author.<br/><a href="https://doi.org/10.1007/978-3-319-67940-2">https://doi.org/10.1007/978-3-319-67940-2</a><br/>Format: Electronic Resources<br/>Formal System Verification State-of the-Art and Future Trendsent://SD_ILS/0/SD_ILS:20880422024-06-07T20:41:23Z2024-06-07T20:41:23Zby Drechsler, Rolf. editor.<br/><a href="https://doi.org/10.1007/978-3-319-57685-5">https://doi.org/10.1007/978-3-319-57685-5</a><br/>Format: Electronic Resources<br/>CMOS Circuits for Biological Sensing and Processingent://SD_ILS/0/SD_ILS:20877692024-06-07T20:41:23Z2024-06-07T20:41:23Zby Mitra, Srinjoy. editor.<br/><a href="https://doi.org/10.1007/978-3-319-67723-1">https://doi.org/10.1007/978-3-319-67723-1</a><br/>Format: Electronic Resources<br/>Machine Learning for Model Order Reductionent://SD_ILS/0/SD_ILS:20878242024-06-07T20:41:23Z2024-06-07T20:41:23Zby Mohamed, Khaled Salah. author.<br/><a href="https://doi.org/10.1007/978-3-319-75714-8">https://doi.org/10.1007/978-3-319-75714-8</a><br/>Format: Electronic Resources<br/>Automated Validation & Verification of UML/OCL Models Using Satisfiability Solversent://SD_ILS/0/SD_ILS:20872382024-06-07T20:41:23Z2024-06-07T20:41:23Zby Przigoda, Nils. author.<br/><a href="https://doi.org/10.1007/978-3-319-72814-8">https://doi.org/10.1007/978-3-319-72814-8</a><br/>Format: Electronic Resources<br/>Phase Change Memory Device Physics, Reliability and Applicationsent://SD_ILS/0/SD_ILS:20839432024-06-07T20:41:23Z2024-06-07T20:41:23Zby Redaelli, Andrea. editor.<br/><a href="https://doi.org/10.1007/978-3-319-69053-7">https://doi.org/10.1007/978-3-319-69053-7</a><br/>Format: Electronic Resources<br/>Energy-Efficient Smart Temperature Sensors in CMOS Technologyent://SD_ILS/0/SD_ILS:20878872024-06-07T20:41:23Z2024-06-07T20:41:23Zby Souri, Kamran. author.<br/><a href="https://doi.org/10.1007/978-3-319-62307-8">https://doi.org/10.1007/978-3-319-62307-8</a><br/>Format: Electronic Resources<br/>Low-Power Design and Power-Aware Verificationent://SD_ILS/0/SD_ILS:20878882024-06-07T20:41:23Z2024-06-07T20:41:23Zby Khondkar, Progyna. author.<br/><a href="https://doi.org/10.1007/978-3-319-66619-8">https://doi.org/10.1007/978-3-319-66619-8</a><br/>Format: Electronic Resources<br/>Energy Efficient High Performance Processors Recent Approaches for Designing Green High Performance Computingent://SD_ILS/0/SD_ILS:20876102024-06-07T20:41:23Z2024-06-07T20:41:23Zby Haj-Yahya, Jawad. author.<br/><a href="https://doi.org/10.1007/978-981-10-8554-3">https://doi.org/10.1007/978-981-10-8554-3</a><br/>Format: Electronic Resources<br/>5G and E-Band Communication Circuits in Deep-Scaled CMOSent://SD_ILS/0/SD_ILS:20883702024-06-07T20:41:23Z2024-06-07T20:41:23Zby Vigilante, Marco. author.<br/><a href="https://doi.org/10.1007/978-3-319-72646-5">https://doi.org/10.1007/978-3-319-72646-5</a><br/>Format: Electronic Resources<br/>Design of FPGA-Based Computing Systems with OpenCLent://SD_ILS/0/SD_ILS:20878042024-06-07T20:41:23Z2024-06-07T20:41:23Zby Waidyasooriya, Hasitha Muthumala. author.<br/><a href="https://doi.org/10.1007/978-3-319-68161-0">https://doi.org/10.1007/978-3-319-68161-0</a><br/>Format: Electronic Resources<br/>Internet-of-Things (IoT) Systems Architectures, Algorithms, Methodologiesent://SD_ILS/0/SD_ILS:20881872024-06-07T20:41:23Z2024-06-07T20:41:23Zby Serpanos, Dimitrios. author.<br/><a href="https://doi.org/10.1007/978-3-319-69715-4">https://doi.org/10.1007/978-3-319-69715-4</a><br/>Format: Electronic Resources<br/>Dependable Multicore Architectures at Nanoscaleent://SD_ILS/0/SD_ILS:20879952024-06-07T20:41:23Z2024-06-07T20:41:23Zby Ottavi, Marco. editor.<br/><a href="https://doi.org/10.1007/978-3-319-54422-9">https://doi.org/10.1007/978-3-319-54422-9</a><br/>Format: Electronic Resources<br/>Fundamentals of Electromigration-Aware Integrated Circuit Designent://SD_ILS/0/SD_ILS:20878172024-06-07T20:41:23Z2024-06-07T20:41:23Zby Lienig, Jens. author.<br/><a href="https://doi.org/10.1007/978-3-319-73558-0">https://doi.org/10.1007/978-3-319-73558-0</a><br/>Format: Electronic Resources<br/>Self-powered SoC Platform for Analysis and Prediction of Cardiac Arrhythmiasent://SD_ILS/0/SD_ILS:20864362024-06-07T20:41:23Z2024-06-07T20:41:23Zby Saleh, Hani. author.<br/><a href="https://doi.org/10.1007/978-3-319-63973-4">https://doi.org/10.1007/978-3-319-63973-4</a><br/>Format: Electronic Resources<br/>Timing Performance of Nanometer Digital Circuits Under Process Variationsent://SD_ILS/0/SD_ILS:20867182024-06-07T20:41:23Z2024-06-07T20:41:23Zby Champac, Victor. author.<br/><a href="https://doi.org/10.1007/978-3-319-75465-9">https://doi.org/10.1007/978-3-319-75465-9</a><br/>Format: Electronic Resources<br/>Computer Systems Digital Design, Fundamentals of Computer Architecture and Assembly Languageent://SD_ILS/0/SD_ILS:20872092024-06-07T20:41:23Z2024-06-07T20:41:23Zby Elahi, Ata. author.<br/><a href="https://doi.org/10.1007/978-3-319-66775-1">https://doi.org/10.1007/978-3-319-66775-1</a><br/>Format: Electronic Resources<br/>Embedded System Design Embedded Systems Foundations of Cyber-Physical Systems, and the Internet of Thingsent://SD_ILS/0/SD_ILS:20879852024-06-07T20:41:23Z2024-06-07T20:41:23Zby Marwedel, Peter. author.<br/><a href="https://doi.org/10.1007/978-3-319-56045-8">https://doi.org/10.1007/978-3-319-56045-8</a><br/>Format: Electronic Resources<br/>Hybrid ADCs, Smart Sensors for the IoT, and Sub-1V & Advanced Node Analog Circuit Design Advances in Analog Circuit Design 2017ent://SD_ILS/0/SD_ILS:20883152024-06-07T20:41:23Z2024-06-07T20:41:23Zby Harpe, Pieter. editor.<br/><a href="https://doi.org/10.1007/978-3-319-61285-0">https://doi.org/10.1007/978-3-319-61285-0</a><br/>Format: Electronic Resources<br/>3D Stacked Chips From Emerging Processes to Heterogeneous Systemsent://SD_ILS/0/SD_ILS:20874722024-06-07T20:41:23Z2024-06-07T20:41:23Zby Elfadel, Ibrahim (Abe) M. editor.<br/><a href="https://doi.org/10.1007/978-3-319-20481-9">https://doi.org/10.1007/978-3-319-20481-9</a><br/>Format: Electronic Resources<br/>FPGAs and Parallel Architectures for Aerospace Applications Soft Errors and Fault-Tolerant Designent://SD_ILS/0/SD_ILS:20873452024-06-07T20:41:23Z2024-06-07T20:41:23Zby Kastensmidt, Fernanda. editor.<br/><a href="https://doi.org/10.1007/978-3-319-14352-1">https://doi.org/10.1007/978-3-319-14352-1</a><br/>Format: Electronic Resources<br/>Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing From Algorithm to Architectureent://SD_ILS/0/SD_ILS:20874612024-06-07T20:41:23Z2024-06-07T20:41:23Zby Zhang, Chenxin. author.<br/><a href="https://doi.org/10.1007/978-3-319-24004-6">https://doi.org/10.1007/978-3-319-24004-6</a><br/>Format: Electronic Resources<br/>Soft Error Mechanisms, Modeling and Mitigationent://SD_ILS/0/SD_ILS:20868022024-06-07T20:41:23Z2024-06-07T20:41:23Zby Sayil, Selahattin. author.<br/><a href="https://doi.org/10.1007/978-3-319-30607-0">https://doi.org/10.1007/978-3-319-30607-0</a><br/>Format: Electronic Resources<br/>Smart Systems Integration and Simulationent://SD_ILS/0/SD_ILS:20865412024-06-07T20:41:23Z2024-06-07T20:41:23Zby Bombieri, Nicola. editor.<br/><a href="https://doi.org/10.1007/978-3-319-27392-1">https://doi.org/10.1007/978-3-319-27392-1</a><br/>Format: Electronic Resources<br/>Reversible and Quantum Circuits Optimization and Complexity Analysisent://SD_ILS/0/SD_ILS:20882452024-06-07T20:41:23Z2024-06-07T20:41:23Zby Abdessaied, Nabila. author.<br/><a href="https://doi.org/10.1007/978-3-319-31937-7">https://doi.org/10.1007/978-3-319-31937-7</a><br/>Format: Electronic Resources<br/>Memory Controllers for Mixed-Time-Criticality Systems Architectures, Methodologies and Trade-offsent://SD_ILS/0/SD_ILS:20883892024-06-07T20:41:23Z2024-06-07T20:41:23Zby Goossens, Sven. author.<br/><a href="https://doi.org/10.1007/978-3-319-32094-6">https://doi.org/10.1007/978-3-319-32094-6</a><br/>Format: Electronic Resources<br/>SystemVerilog Assertions and Functional Coverage Guide to Language, Methodology and Applicationsent://SD_ILS/0/SD_ILS:20872352024-06-07T20:41:23Z2024-06-07T20:41:23Zby Mehta, Ashok B. author.<br/><a href="https://doi.org/10.1007/978-3-319-30539-4">https://doi.org/10.1007/978-3-319-30539-4</a><br/>Format: Electronic Resources<br/>IP Cores Design from Specifications to Production Modeling, Verification, Optimization, and Protectionent://SD_ILS/0/SD_ILS:20868312024-06-07T20:41:23Z2024-06-07T20:41:23Zby Mohamed, Khaled Salah. author.<br/><a href="https://doi.org/10.1007/978-3-319-22035-2">https://doi.org/10.1007/978-3-319-22035-2</a><br/>Format: Electronic Resources<br/>Linear and Integer Programming Made Easyent://SD_ILS/0/SD_ILS:20868322024-06-07T20:41:23Z2024-06-07T20:41:23Zby Hu, T. C. author.<br/><a href="https://doi.org/10.1007/978-3-319-24001-5">https://doi.org/10.1007/978-3-319-24001-5</a><br/>Format: Electronic Resources<br/>Languages, Design Methods, and Tools for Electronic System Design Selected Contributions from FDL 2015ent://SD_ILS/0/SD_ILS:20865962024-06-07T20:41:23Z2024-06-07T20:41:23Zby Drechsler, Rolf. editor.<br/><a href="https://doi.org/10.1007/978-3-319-31723-6">https://doi.org/10.1007/978-3-319-31723-6</a><br/>Format: Electronic Resources<br/>Techniques for Building Timing-Predictable Embedded Systemsent://SD_ILS/0/SD_ILS:20867042024-06-07T20:41:23Z2024-06-07T20:41:23Zby Guan, Nan. author.<br/><a href="https://doi.org/10.1007/978-3-319-27198-9">https://doi.org/10.1007/978-3-319-27198-9</a><br/>Format: Electronic Resources<br/>Engineering Applications of FPGAs Chaotic Systems, Artificial Neural Networks, Random Number Generators, and Secure Communication Systemsent://SD_ILS/0/SD_ILS:20877442024-06-07T20:41:23Z2024-06-07T20:41:23Zby Tlelo-Cuautle, Esteban. author.<br/><a href="https://doi.org/10.1007/978-3-319-34115-6">https://doi.org/10.1007/978-3-319-34115-6</a><br/>Format: Electronic Resources<br/>Distributed Embedded Controller Development with Petri Nets Application to Globally-Asynchronous Locally-Synchronous Systemsent://SD_ILS/0/SD_ILS:20882262024-06-07T20:41:23Z2024-06-07T20:41:23Zby Moutinho, Filipe de Carvalho. author.<br/><a href="https://doi.org/10.1007/978-3-319-20822-0">https://doi.org/10.1007/978-3-319-20822-0</a><br/>Format: Electronic Resources<br/>Design for Manufacturability with Advanced Lithographyent://SD_ILS/0/SD_ILS:20876462024-06-07T20:41:23Z2024-06-07T20:41:23Zby Yu, Bei. author.<br/><a href="https://doi.org/10.1007/978-3-319-20385-0">https://doi.org/10.1007/978-3-319-20385-0</a><br/>Format: Electronic Resources<br/>FPGAs for Software Programmersent://SD_ILS/0/SD_ILS:20876132024-06-07T20:41:23Z2024-06-07T20:41:23Zby Koch, Dirk. editor.<br/><a href="https://doi.org/10.1007/978-3-319-26408-0">https://doi.org/10.1007/978-3-319-26408-0</a><br/>Format: Electronic Resources<br/>Reliable Software for Unreliable Hardware A Cross Layer Perspectiveent://SD_ILS/0/SD_ILS:20871142024-06-07T20:41:23Z2024-06-07T20:41:23Zby Rehman, Semeen. author.<br/><a href="https://doi.org/10.1007/978-3-319-25772-3">https://doi.org/10.1007/978-3-319-25772-3</a><br/>Format: Electronic Resources<br/>Near Threshold Computing Technology, Methods and Applicationsent://SD_ILS/0/SD_ILS:20875232024-06-07T20:41:23Z2024-06-07T20:41:23Zby Hübner, Michael. editor.<br/><a href="https://doi.org/10.1007/978-3-319-23389-5">https://doi.org/10.1007/978-3-319-23389-5</a><br/>Format: Electronic Resources<br/>The Boundary-Scan Handbookent://SD_ILS/0/SD_ILS:20883522024-06-07T20:41:23Z2024-06-07T20:41:23Zby Parker, Kenneth P. author.<br/><a href="https://doi.org/10.1007/978-3-319-01174-5">https://doi.org/10.1007/978-3-319-01174-5</a><br/>Format: Electronic Resources<br/>Invasive Tightly Coupled Processor Arraysent://SD_ILS/0/SD_ILS:20882762024-06-07T20:41:23Z2024-06-07T20:41:23Zby LARI, VAHID. author.<br/><a href="https://doi.org/10.1007/978-981-10-1058-3">https://doi.org/10.1007/978-981-10-1058-3</a><br/>Format: Electronic Resources<br/>Generating Hardware Assertion Checkers For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoringent://SD_ILS/0/SD_ILS:5023102024-06-07T20:41:23Z2024-06-07T20:41:23Zby Boulé, Marc. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-8586-4">http://dx.doi.org/10.1007/978-1-4020-8586-4</a><br/>Format: Electronic Resources<br/>The NeuroProcessor An Integrated Interface to Biological Neural Networksent://SD_ILS/0/SD_ILS:5023392024-06-07T20:41:23Z2024-06-07T20:41:23Zby Perelman, Yevgeny. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-8726-4">http://dx.doi.org/10.1007/978-1-4020-8726-4</a><br/>Format: Electronic Resources<br/>High-Level Modeling and Synthesis of Analog Integrated Systemsent://SD_ILS/0/SD_ILS:5021512024-06-07T20:41:23Z2024-06-07T20:41:23Zby Martens, Ewout S. J. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-6802-7">http://dx.doi.org/10.1007/978-1-4020-6802-7</a><br/>Format: Electronic Resources<br/>High-Level Synthesis From Algorithm to Digital Circuitent://SD_ILS/0/SD_ILS:5023112024-06-07T20:41:23Z2024-06-07T20:41:23Zby Coussy, Philippe. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-8588-8">http://dx.doi.org/10.1007/978-1-4020-8588-8</a><br/>Format: Electronic Resources<br/>Practical Aspects of Embedded System Design using Microcontrollersent://SD_ILS/0/SD_ILS:5022572024-06-07T20:41:23Z2024-06-07T20:41:23Zby Parab, Jivan S. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-8393-8">http://dx.doi.org/10.1007/978-1-4020-8393-8</a><br/>Format: Electronic Resources<br/>Structured Analog CMOS Designent://SD_ILS/0/SD_ILS:5023062024-06-07T20:41:23Z2024-06-07T20:41:23Zby Stefanović, Danica. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-8573-4">http://dx.doi.org/10.1007/978-1-4020-8573-4</a><br/>Format: Electronic Resources<br/>Circuit and Interconnect Design for RF and High Bit-Rate Applicationsent://SD_ILS/0/SD_ILS:5021722024-06-07T20:41:23Z2024-06-07T20:41:23Zby Veenstra, Hugo. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-6884-3">http://dx.doi.org/10.1007/978-1-4020-6884-3</a><br/>Format: Electronic Resources<br/>Digital VLSI Design with Verilog A Textbook from Silicon Valley Technical Instituteent://SD_ILS/0/SD_ILS:5022692024-06-07T20:41:23Z2024-06-07T20:41:23Zby Williams, John. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-8446-1">http://dx.doi.org/10.1007/978-1-4020-8446-1</a><br/>Format: Electronic Resources<br/>Ingredients for Successful System Level Design Methodologyent://SD_ILS/0/SD_ILS:5022772024-06-07T20:41:23Z2024-06-07T20:41:23Zby Patel, Hiren D. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-8472-0">http://dx.doi.org/10.1007/978-1-4020-8472-0</a><br/>Format: Electronic Resources<br/>Robustness and Usability in Modern Design Flowsent://SD_ILS/0/SD_ILS:5020912024-06-07T20:41:23Z2024-06-07T20:41:23Zby Fey, Görschwin. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-6536-1">http://dx.doi.org/10.1007/978-1-4020-6536-1</a><br/>Format: Electronic Resources<br/>Hardware Verification with SystemVerilog An Object-Oriented Frameworkent://SD_ILS/0/SD_ILS:5059752024-06-07T20:41:23Z2024-06-07T20:41:23Zby Mintz, Mike. author.<br/><a href="http://dx.doi.org/10.1007/978-0-387-71740-1">http://dx.doi.org/10.1007/978-0-387-71740-1</a><br/>Format: Electronic Resources<br/>Processor Design System-on-Chip Computing for ASICs and FPGAsent://SD_ILS/0/SD_ILS:5073102024-06-07T20:41:23Z2024-06-07T20:41:23Zby Nurmi, Jari. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5530-0">http://dx.doi.org/10.1007/978-1-4020-5530-0</a><br/>Format: Electronic Resources<br/>Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogeneous Platformsent://SD_ILS/0/SD_ILS:5076232024-06-07T20:41:23Z2024-06-07T20:41:23Zby Ma, Zhe. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-6344-2">http://dx.doi.org/10.1007/978-1-4020-6344-2</a><br/>Format: Electronic Resources<br/>Introduction to Reconfigurable Computing Architectures, Algorithms, and Applicationsent://SD_ILS/0/SD_ILS:5075332024-06-07T20:41:23Z2024-06-07T20:41:23Zby Bobda, Christophe. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-6100-4">http://dx.doi.org/10.1007/978-1-4020-6100-4</a><br/>Format: Electronic Resources<br/>Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedingsent://SD_ILS/0/SD_ILS:5127872024-06-07T20:41:23Z2024-06-07T20:41:23Zby Azémard, Nadine. editor.<br/><a href="http://dx.doi.org/10.1007/978-3-540-74442-9">http://dx.doi.org/10.1007/978-3-540-74442-9</a><br/>Format: Electronic Resources<br/>Optimized ASIP Synthesis from Architecture Description Language Modelsent://SD_ILS/0/SD_ILS:5073772024-06-07T20:41:23Z2024-06-07T20:41:23Zby Schliebusch, Oliver. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5686-4">http://dx.doi.org/10.1007/978-1-4020-5686-4</a><br/>Format: Electronic Resources<br/>Design for Manufacturability and Yield for Nano-Scale CMOSent://SD_ILS/0/SD_ILS:5071742024-06-07T20:41:23Z2024-06-07T20:41:23Zby Chiang, Charles C. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5188-3">http://dx.doi.org/10.1007/978-1-4020-5188-3</a><br/>Format: Electronic Resources<br/>Advanced Memory Optimization Techniques for Low-Power Embedded Processorsent://SD_ILS/0/SD_ILS:5074522024-06-07T20:41:23Z2024-06-07T20:41:23Zby Verma, Manish. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5897-4">http://dx.doi.org/10.1007/978-1-4020-5897-4</a><br/>Format: Electronic Resources<br/>Real-Time Object Uniform Design Methodology with UMLent://SD_ILS/0/SD_ILS:5074822024-06-07T20:41:23Z2024-06-07T20:41:23Zby Duc, Bui Minh. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5977-3">http://dx.doi.org/10.1007/978-1-4020-5977-3</a><br/>Format: Electronic Resources<br/>Vlsi-Soc: From Systems To Silicon Proceedings of IFIP TC 10, WG 10.5, Thirteenth International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC 2005), October 17-19, 2005, Perth, Australiaent://SD_ILS/0/SD_ILS:5060212024-06-07T20:41:23Z2024-06-07T20:41:23Zby Reis, Ricardo. editor.<br/><a href="http://dx.doi.org/10.1007/978-0-387-73661-7">http://dx.doi.org/10.1007/978-0-387-73661-7</a><br/>Format: Electronic Resources<br/>Cognitive Radio, Software Defined Radio, and Adaptive Wireless Systemsent://SD_ILS/0/SD_ILS:5073132024-06-07T20:41:23Z2024-06-07T20:41:23Zby Arslan, Hüseyin. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5542-3">http://dx.doi.org/10.1007/978-1-4020-5542-3</a><br/>Format: Electronic Resources<br/>Co-design for System Acceleration A Quantitative Approachent://SD_ILS/0/SD_ILS:5073162024-06-07T20:41:23Z2024-06-07T20:41:23Zby Nedjah, Nadia. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5546-1">http://dx.doi.org/10.1007/978-1-4020-5546-1</a><br/>Format: Electronic Resources<br/>Digital VLSI Systems Design A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilogent://SD_ILS/0/SD_ILS:5074232024-06-07T20:41:23Z2024-06-07T20:41:23Zby Ramachandran, S. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5829-5">http://dx.doi.org/10.1007/978-1-4020-5829-5</a><br/>Format: Electronic Resources<br/>Exploring C for Microcontrollers A Hands on Approachent://SD_ILS/0/SD_ILS:5075212024-06-07T20:41:23Z2024-06-07T20:41:23Zby Parab, Jivan S. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-6067-0">http://dx.doi.org/10.1007/978-1-4020-6067-0</a><br/>Format: Electronic Resources<br/>Advances in Design and Specification Languages for Embedded Systems Selected Contributions from FDL'06ent://SD_ILS/0/SD_ILS:5075522024-06-07T20:41:23Z2024-06-07T20:41:23Zby Huss, Sorin A. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-6149-3">http://dx.doi.org/10.1007/978-1-4020-6149-3</a><br/>Format: Electronic Resources<br/>Real-Time Applications with Stochastic Task Execution Times Analysis and Optimisationent://SD_ILS/0/SD_ILS:5073022024-06-07T20:41:23Z2024-06-07T20:41:23Zby Manolache, Sorin. author.<br/><a href="http://dx.doi.org/10.1007/1-4020-5509-9">http://dx.doi.org/10.1007/1-4020-5509-9</a><br/>Format: Electronic Resources<br/>Designing Embedded Processors A Low Power Perspectiveent://SD_ILS/0/SD_ILS:5074412024-06-07T20:41:23Z2024-06-07T20:41:23Zby Henkel, Jörg. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-5869-1">http://dx.doi.org/10.1007/978-1-4020-5869-1</a><br/>Format: Electronic Resources<br/>Next Generation Design and Verification Methodologies for Distributed Embedded Control Systems Proceedings of the GM R&D Workshop, Bangalore, India, January 2007ent://SD_ILS/0/SD_ILS:5075882024-06-07T20:41:23Z2024-06-07T20:41:23Zby Ramesh, S. editor.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-6254-4">http://dx.doi.org/10.1007/978-1-4020-6254-4</a><br/>Format: Electronic Resources<br/>Computational Intelligence for Engineering and Manufacturingent://SD_ILS/0/SD_ILS:5054762024-06-07T20:41:23Z2024-06-07T20:41:23Zby Andina, Diego. editor.<br/><a href="http://dx.doi.org/10.1007/0-387-37452-3">http://dx.doi.org/10.1007/0-387-37452-3</a><br/>Format: Electronic Resources<br/>SAT-Based Scalable Formal Verification Solutionsent://SD_ILS/0/SD_ILS:5058662024-06-07T20:41:23Z2024-06-07T20:41:23Zby Ganai, Malay K. author.<br/><a href="http://dx.doi.org/10.1007/978-0-387-69167-1">http://dx.doi.org/10.1007/978-0-387-69167-1</a><br/>Format: Electronic Resources<br/>Embedded System Designent://SD_ILS/0/SD_ILS:5049672024-06-07T20:41:23Z2024-06-07T20:41:23Zby Marwedel, Peter. author.<br/><a href="http://dx.doi.org/10.1007/0-387-30087-2">http://dx.doi.org/10.1007/0-387-30087-2</a><br/>Format: Electronic Resources<br/>Computation Engineering Applied Automata Theory and Logicent://SD_ILS/0/SD_ILS:5051272024-06-07T20:41:23Z2024-06-07T20:41:23Zby Gopalakrishnan, Ganesh. author.<br/><a href="http://dx.doi.org/10.1007/0-387-32520-4">http://dx.doi.org/10.1007/0-387-32520-4</a><br/>Format: Electronic Resources<br/>FPGA Implementations of Neural Networksent://SD_ILS/0/SD_ILS:5047872024-06-07T20:41:23Z2024-06-07T20:41:23Zby Omondi, Amos R. editor.<br/><a href="http://dx.doi.org/10.1007/0-387-28487-7">http://dx.doi.org/10.1007/0-387-28487-7</a><br/>Format: Electronic Resources<br/>AmIware Hardware Technology Drivers of Ambient Intelligenceent://SD_ILS/0/SD_ILS:5067812024-06-07T20:41:23Z2024-06-07T20:41:23Zby Mukherjee, Satyen. editor.<br/><a href="http://dx.doi.org/10.1007/1-4020-4198-5">http://dx.doi.org/10.1007/1-4020-4198-5</a><br/>Format: Electronic Resources<br/>Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedingsent://SD_ILS/0/SD_ILS:5116302024-06-07T20:41:23Z2024-06-07T20:41:23Zby Vounckx, Johan. editor.<br/><a href="http://dx.doi.org/10.1007/11847083">http://dx.doi.org/10.1007/11847083</a><br/>Format: Electronic Resources<br/>A Roadmap for Formal Property Verificationent://SD_ILS/0/SD_ILS:5070052024-06-07T20:41:23Z2024-06-07T20:41:23Zby DasGupta, Pallab. author.<br/><a href="http://dx.doi.org/10.1007/978-1-4020-4758-9">http://dx.doi.org/10.1007/978-1-4020-4758-9</a><br/>Format: Electronic Resources<br/>VLSI-SOC: From Systems to Chips IFIP TC 10/ WG 10.5 Twelfth International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC 2003), December 1–3, 2003, Darmstadt, Germanyent://SD_ILS/0/SD_ILS:5052062024-06-07T20:41:23Z2024-06-07T20:41:23Zby Glesner, Manfred. editor.<br/><a href="http://dx.doi.org/10.1007/0-387-33403-3">http://dx.doi.org/10.1007/0-387-33403-3</a><br/>Format: Electronic Resources<br/>Platform Based Design at the Electronic System Level Industry Perspectives and Experiencesent://SD_ILS/0/SD_ILS:5071532024-06-07T20:41:23Z2024-06-07T20:41:23Zby Burton, Mark. author.<br/><a href="http://dx.doi.org/10.1007/1-4020-5138-7">http://dx.doi.org/10.1007/1-4020-5138-7</a><br/>Format: Electronic Resources<br/>Fast, Efficient and Predictable Memory Accesses Optimization Algorithms for Memory Architecture Aware Compilationent://SD_ILS/0/SD_ILS:5070272024-06-07T20:41:23Z2024-06-07T20:41:23Zby Wehmeyer, Lars. author.<br/><a href="http://dx.doi.org/10.1007/1-4020-4822-X">http://dx.doi.org/10.1007/1-4020-4822-X</a><br/>Format: Electronic Resources<br/>Linear Systemsent://SD_ILS/0/SD_ILS:5060932024-06-07T20:41:23Z2024-06-07T20:41:23Zby Antsaklis, Panos J. author.<br/><a href="http://dx.doi.org/10.1007/0-8176-4435-0">http://dx.doi.org/10.1007/0-8176-4435-0</a><br/>Format: Electronic Resources<br/>Hardware Verification with C++ A Practitioner’s Handbookent://SD_ILS/0/SD_ILS:5054122024-06-07T20:41:23Z2024-06-07T20:41:23Zby Mintz, Mike. author.<br/><a href="http://dx.doi.org/10.1007/978-0-387-36254-0">http://dx.doi.org/10.1007/978-0-387-36254-0</a><br/>Format: Electronic Resources<br/>Functional Verification of Programmable Embedded Architectures A Top-Down Approachent://SD_ILS/0/SD_ILS:5045342024-06-07T20:41:23Z2024-06-07T20:41:23Zby Mishra, Prabhat. author.<br/><a href="http://dx.doi.org/10.1007/b137514">http://dx.doi.org/10.1007/b137514</a><br/>Format: Electronic Resources<br/>System-level Test and Validation of Hardware/Software Systemsent://SD_ILS/0/SD_ILS:5084002024-06-07T20:41:23Z2024-06-07T20:41:23Zby Sonza Reorda, Matteo. editor.<br/><a href="http://dx.doi.org/10.1007/1-84628-145-8">http://dx.doi.org/10.1007/1-84628-145-8</a><br/>Format: Electronic Resources<br/>System Level Design of Reconfigurable Systems-on-Chipent://SD_ILS/0/SD_ILS:5044832024-06-07T20:41:23Z2024-06-07T20:41:23Zby Voros, Nikolaos S. editor.<br/><a href="http://dx.doi.org/10.1007/b136832">http://dx.doi.org/10.1007/b136832</a><br/>Format: Electronic Resources<br/>Reconfigurable Computing Accelerating Computation with Field-Programmable Gate Arraysent://SD_ILS/0/SD_ILS:5044842024-06-07T20:41:23Z2024-06-07T20:41:23Zby Gokhale, Maya. author.<br/><a href="http://dx.doi.org/10.1007/b136834">http://dx.doi.org/10.1007/b136834</a><br/>Format: Electronic Resources<br/>